인텔에서 차세대 클라이언트 SoC 설계를 위한 Pre-si Verification Engineer를 채용합니다. SystemVerilog 및 UVM 기반의 검증 환경 구축과 RTL 디버깅 역량이 필수입니다. 8~15년 이상의 경력을 보유한 전문가를 찾으며, 검증 계획 수립부터 커버리지 클로저까지 전 과정을 주도하게 됩니다. 하이브리드 근무가 가능하며, 팀 리딩 및 멘토링 능력을 갖춘 분을 우대합니다.
The Client Engineering Group is looking for a highly motivated Pre-Si SoC Verification Engineer to join the graphics instead die frontend design and verification team for the next generation of Client SOC. In this role, the candidate's responsibilities include, although not limited to:
Responsible for ensuring functional correctness and quality of SoC designs before silicon tape-out, through simulation, emulation, and advanced verification methodologies.
The role involves testbench development, coverage-driven verification, and debug of complex SoC architectures.
Experience : 8 to 15 years
Key Responsibilities
• Define and develop SoC / subsystem / IP verification plans aligned to architecture specifications
• Build and maintain System Verilog/UVM-based testbenches and verification environments
• Develop constrained-random and directed test scenarios and validation content
• Execute simulation and emulation-based verification to validate functionality, power, and performance
• Perform debug and root-cause analysis of RTL and testbench failures in pre silicon environment
• Analyze and drive functional, code, and assertion coverage closure
• Collaborate with architecture, RTL design, post silicon, and validation teams
• Document verification plans and participate in design/verification reviews
• Continuously improve verification methodology, infrastructure, and automation flows
• Incorporate learning from post silicon validation to enhance future verification coverage
• Good at leveraging AI across verification coding, debugging , quality sign-off requirements.
• Minimum 8-15 year of relevant experience in SoC/subsystem/IP level verification
• Qualifications BE or B Tech or M Tech ECE or Computer Science with 8-15 years front-end pre-si verification.
• Lead verification activities while mentoring and guiding junior team members to ensure high-quality project execution.
Experienced Hire
Shift 1 (India)
India, Bangalore
Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
N/A
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
