Intelは、半導体製造プロセスを革新するモジュール開発エンジニアを募集しています。STEM分野の博士号と6ヶ月以上の関連経験が必須です。プラズマ物理学、薄膜プロセス、統計分析の専門知識を持つ人材を求めています。オレゴン州ヒルズボロで勤務し、プロセス最適化や装置開発を通じて最先端の半導体技術を牽引する役割を担います。
As a Module Development Engineer, you will be at the forefront of Intel's semiconductor manufacturing innovation, driving the design and development of advanced manufacturing processes and enabling technologies. Your contributions will shape Intel's ability to deliver cutting-edge devices, enhance production efficiency, and influence the future of semiconductor technology. In this role, you will collaborate with world-class teams and industry-leading suppliers to pioneer materials, equipment, and process integration strategies that push the boundaries of technological possibilities. By joining Intel, you will have the opportunity to make a profound impact on our technology roadmap and help maintain Intel's leadership in a dynamic and competitive marketplace.
Key Responsibilities:
Develop and optimize advanced manufacturing processes including material selection, parameter adjustments, equipment metrology, and system design
Conduct feasibility studies and pathfinding activities to support innovative device architectures and manufacturing roadmaps
Design and implement modifications to operating equipment to improve efficiency and production output
Collaborate with equipment and material suppliers to establish enabling technology solutions and integrate them into manufacturing processes
Perform process technology feasibility studies using theoretical simulations and practical engineering methods
Stay informed on industry trends and technological advancements to align manufacturing processes with evolving semiconductor needs
Drive the development of cost-sensitive technology roadmaps in partnership with vendors and internal stakeholders
Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Relevant experience includes, but is not limited to:
Fundamental knowledge of plasma physics, surface reactions, thin film processes, and semiconductor materials
Experience with experimental design, data collection, and statistical analysis
Ability to analyze process results and clearly document findings in technical reports and presentations
Strong problem solving skills and ability to work independently while collaborating in cross functional teams
Effective written and verbal communication skills in a technical environment
Willingness to work in a fab or lab environment and follow strict safety and contamination control protocols
PhD research focus specifically related to plasma etch, pattern transfer, or advanced logic/memory process integration
Hands on experience with production or pilot line dry etch tools (e.g., Lam, Applied Materials, TEL, ASM, Hitachi)
Knowledge of advanced node challenges such as high aspect ratio etching, CD control, etch selectivity, and damage mitigation
Experience with Design of Experiments (DOE) and statistical process control (SPC)
Familiarity with process integration, yield learning, or technology development methodologies
Programming or scripting experience for data analysis or automation (e.g., Python, MATLAB, JMP, or similar tools)
Exposure to foundry or industrial semiconductor Research and Development environments through internships, collaborations, or joint research programs
Ability to manage multiple experiments or development tasks in a fast paced, manufacturing driven Research and Development setting
Demonstrated interest in transitioning academic research into high volume manufacturing solutions
Hands on research experience with dry etch-related topics (e.g., plasma etching, RIE, ICP, ALE) through academic research, dissertation work, or internships
Working understanding of semiconductor manufacturing process flows and device structures
Familiarity with common semiconductor characterization techniques (e.g., SEM, TEM, AFM, XPS, ellipsometry)
For information on Intel’s immigration sponsorship guidelines, please see Intel U.S. Immigration Sponsorship Information
College Grad
Shift 1 (United States of America)
US, Oregon, Hillsboro
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
N/A
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $133,800.00-188,890.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
