IntelではMixed Signal IP Verification Engineerを募集しています。DDR PHY IP検証のため、System VerilogおよびUVMのスキルを持つ経験5〜10年のエンジニアを求めています。テストベンチ設計から検証完了まで全工程を主導し、チームと連携して設計品質を確保する役割です。ハイブリッド勤務が可能で、技術的な問題解決能力が必須です。
The Memory PHY Group (MPG) within the Central Engineering Group (CEG) is looking for a Pre-Silicon Verification Engineer to deliver latest and best-in-class DDR PHY IP for SoCs across Intel for the latest desktop, laptop, and other products. In this role you will perform all aspects of the functional verification flow to ensure design will meet specification requirements. You will perform IP Verification related tasks such as creating test plan, defining TB architecture and creating test benches, validating design and micro-architectural implementation. You will be automating validation tasks to drive efficiency. You will be analyzing results and help to debug issues in pre-silicon environment at IP, subsystem and SOC level. You will collaborate with digital and analog architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals. The additional responsibilities include: development of validation strategies and plans, scoping and driving execution for different area of pre-Si validation, driving technical reviews of plans and proofs with design and architecture teams, maintaining and improving existing functional verification infrastructure and methodology, providing guidance and help to team members in understanding issues, removing roadblocks and ensuring issue resolution through strong demonstration of Intel Cultural values.
Minimum Qualifications: • Candidate must possess a BS, MS degree with 5-10 years of relevant industry experience in Design verification, System Verilog and OVM/UVM. • Candidate must be experienced in validation flow right from testbench architecture and test plan creation to verification closure, waveform debug, functional coverage, code coverage, VCS NLP and non-NLP simulations and GLS • Capable of multitasking in dynamic environment with multiple teams from different geos • Solid verbal and written communication skills • Excellent debug and problem solving skills Preferred Qualifications: • Knowledge of DDRPHY validation with good hold on DFx features • Good scripting skills in Python/Perl • Exposed to Git version control VSCode GitHub CoPilot or any other AI experience
Experienced Hire
Shift 1 (India)
India, Bangalore
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
N/A
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
