IntelではCPUコアロジック設計エンジニアを募集しています。RTL設計およびマイクロアーキテクチャの定義を担当し、System Verilogとコンピュータアーキテクチャの専門知識が必須です。電力と性能を最適化しながらCPU IPブロックの開発と検証を行います。関連分野の学位と1〜2年以上の実務経験が必要です。
Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs.
Participates actively in the definition of architecture and microarchitecture features of the CPU being designed.
Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
Documents micro architectural specs (MAS) of the CPU features being designed.
Supports SoC customers to ensure high quality integration of the CPU block.
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Bachelor's degree in Electrical/Computer Engineering or Computer Science and 2+ years of experience or a Master's degree in Electrical/Computer Engineering or Computer Science and 1+ years of experience.
6+ months combined experience in: System Verilog/Verilog/VHDL and/or VCS or similar Simulator Logic design and/or front end.
Computer architecture and microarchitecture.
Software/programming languages (i.e. C, C++, C#, Visual Basic/.NET. Perl, Python, Java, etc.).
Modern energy efficient/low power logic design techniques, including those specifically applicable to high frequency optimization.
Knowledge of Intel Architecture ISA and system architecture, including x86 assembly language.
Experience with high speed circuit design and optimization for Datapath, circuits and/or arrays.
Familiarity with circuit planning and timing convergence.
Experience working with cross functional teams (Architecture, Spec development, Design, Formal, Verification).
Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Experienced Hire
Shift 1 (United States of America)
US, California, Folsom
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
N/A
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $122,440.00-172,860.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
