STA (Static Timing Analysis) Design Intern

Hardware EngineerInternJunior · Any experienceVietnam, Ho Chi Minh CityHybrid
Digital LogicFlip-flopsClock DomainsCMOS Circuit DesignLinuxTclPythonPerl

Intel is hiring an intern for STA (Static Timing Analysis) of semiconductor designs. Candidates must be 3rd or 4th-year students in Electrical/Computer Engineering with a strong grasp of digital logic and Verilog/SystemVerilog. The role requires 4 days of onsite work and a 6-month commit

Be the first to hear about new roles at Intel

Follow this company and we'll notify you as soon as new roles are posted.

Start free
View original