Signal Integrity Principal Engineer
Our Electrical Engineering team puts the spark into the full hardware development lifecycle, from concept to production. It takes experts in system architecture definition, design, analysis, prototyping, sourcing & the debugging and validation of layouts or routes to deliver state-of-the-art products for a changing world. We work closely with designers, cross-functional teams within Dell Technologies and suppliers to make sure electronic designs meet a range of requirements, including schedule, feature set, functionality and quality, as well as industry standards.
Join us to do the best work of your career and make a profound social impact as a Signal Integrity Principal Engineer on our Core Hardware Development Team in Round Rock, Texas.
What you’ll achieve
As a Signal Integrity Principal Engineer, you’ll drive innovation across Dell’s enterprise hardware portfolio, i.e. Power Edge Servers, AI Servers, storage products. You’ll solve complex transmission-line challenges, guide best practices, and collaborate with internal teams and Original Design Manufacturer (ODM) partners to push what’s possible in high frequency designs.
You will:
-
Build, validate, and correlate advanced Signal Integrity (SI) simulation models; Develop simulation strategies to characterize worst-case conditions across manufacturing and environmental variations
-
Analyze electrical designs and define routing/material/interconnect solutions for new highspeed interfaces such as PCIe, DDR, xGMI, UPI, etc…
-
Perform channel simulations across packages and PCBs
-
Work with IBIS-AMI, S-parameter models, and tools like Ansys HFSS, Keysight ADS, Cadence Allegro, and other leading industry tools
-
Optimize interconnects to meet insertion loss, return loss, eye diagram, and BER targets
-
Lead SI design reviews and influence platform wide best practices
-
Own electrical validation test plan development and support issue resolution
-
Collaborate with key technology suppliers on future-facing guidelines, tools, and ecosystem challenges
Essential Requirements
-
8+ years of experience in signal integrity role or equivalent skill; must have experience with server design and experience with both Peripheral Component Interconnect Express (PCIe) and Double Data Rate (DDR) interfaces
-
Strong fundamentals in transmission lines, electromagnetic (EM) fields, and analog/digital theory
-
Proficiency with SI simulation tools e.g. High-Frequency Structure Simulator (HFSS), SiWave, Advanced Design System (ADS); hands-on experience with Time Domain Reflectometry (TDR), Vector Network Analyzer (VNA), and other SI test equipment
-
Ability to perform Printed Circuit Board (PCB) layout reviews using Allegro, Xpedition, or similar
-
Proven collaboration with customers and crossfunctional teams
Desirable Requirements
- Bachelor's degree in either electrical engineering or computer engineering
Compensation
Dell is committed to fair and equitable compensation practices. The base salary range for this position is $166,600 - $185000
Benefits and Perks of working at Dell Technologies
Your life. Your health. Supported by your benefits. You can explore the overall benefits experience that awaits you as a Dell Technologies team member — right now at MyWellatDell.com
Who We Are
We believe that each of us has the power to make an impact. That’s why we put our team members at the center of everything we do. If you’re looking for an opportunity to grow your career with some of the best minds and most advanced tech in the industry, we’re looking for you.
Dell Technologies is a unique family of businesses that helps individuals and organizations transform how they work, live and play. Join us to build a future that works for everyone because Progress Takes All of Us.
Dell Technologies is committed to the principle of equal employment opportunity for all employees and to providing employees with a work environment free of discrimination and harassment. Read the full Equal Employment Opportunity Policy.
Visit our Culture Code page to learn more about how we work and lead.
