Mixed Signal Design Verification Engineer

Hardware EngineerFull-timeMid-level · 2–3 yearsBengaluruHybrid
System VerilogUVMVerilogPythonPerlTcl

Intel is hiring a Mixed Signal Design Verification Engineer. You will perform IP verification tasks using System Verilog, UVM, and Verilog, requiring at least 3 years of experience with a bachelor's degree or 2 years with a master's degree. Experience in mixed-signal design verification and simulation modeling is essential. This role offers hybrid work options and focuses on developing high-performance semiconductor solutions through technical expertise.

Be the first to hear about new roles at Intel

Follow this company and we'll notify you as soon as new roles are posted.

Start free
Open