Mixed Signal Design Verification Engineer

Hardware EngineerFull-timeMid-level · 3+ yearsBengaluruOn-site
System VerilogUVMVerilogPythonPerlTclJTAGIJTAG

Intel is hiring a Mixed Signal Design Verification Engineer. You will perform functional verification of mixed signal logic and analog behavioral modeling, requiring proficiency in System Verilog, UVM, and Verilog. Candidates need 3-4+ years of experience in ASIC/SoC verification

Be the first to hear about new roles at Intel

Follow this company and we'll notify you as soon as new roles are posted.

Start free
Open