Senior / Staff ASIC/SoC Design Verification Engineer

Hardware EngineerFull-timeSenior · 3+ yearsHo Chi Minh CityOn-site

You will execute the full RTL functional verification lifecycle for customer projects, developing UVM-based environments and automation. Proficiency in Verilog, System Verilog, and AMBA protocols is required. In senior and staff roles, you will interface directly with customers to define verification strategies and mentor junior engineers. Strong debugging skills using VCS and Verdi are essential to identify and resolve complex design issues.

Be the first to hear about new roles at Synopsys

Follow this company and we'll notify you as soon as new roles are posted.

Start free
Open